x86 Question: Download x86 PDF

Write an RTL Description for D latch and D flip flop?

For D Latch:always@(enable)q<=d;
For D flip flop:always@(posedge clock)q<=d;

Previous Question	Next Question
What are the blocking and nonblocking assignments in Verilog and which is preferred in Sequential circuits?	Design a 2-bit magnitude comparator and write itsRTL description also?