Answer:
RST 6.5 & RST 5.5 are level-triggering interrupts.
| Previous Question | Next Question |
| Give examples for 8 / 16 / 32 bit Microprocessor? | What are the blocking and nonblocking assignments in Verilog and which is preferred in Sequential circuits? |