86 Family Question:
Give truth table for a Half Adder, Give a gate level implementation of the same?
Answer:
x y c s
0 0 0 0
0 1 0 1
1 0 0 1
1 1 1 0
0 0 0 0
0 1 0 1
1 0 0 1
1 1 1 0
| Previous Question | Next Question |
| What are different Adder circuits you studied? | Explain Transmission Gate-based D-Latch? |