Hardware Design Question:

Give a circuit to divide frequency of clock cycle by two?

You can divide the frequency of a clock by just implementing T Flip flop.

Give clock as clock input and tie the T input to logic 1.

Previous Question	Next Question
How do you detect if two 8-bit signals are same?	What are set up time & hold time constraints? What do they signify? Which one is critical for estimating maximum clock frequency of a circuit?