Answer:
Async SRAM is not synchronized with the system clock, so the CPU must wait for requested data from the L2 cache.
| Previous Question | Next Question |
| Explain about Cascade? | Explain Active window? |
| Previous Question | Next Question |
| Explain about Cascade? | Explain Active window? |