VLSI Question: Download VLSI PDF

Do you know MESI?

Tweet Share WhatsApp

Answer:

Is a widely used cache coherency and memory coherence
protocol introduced by Intel. Modified Exclusive Shared
Invalid are the protocol States.

M means value has been modified from main memory and the
cache is required to write the data back to main memory,
before permitting any other read of the main memory state.
(ITS DIRTY)

E IS CLEAN: Value Match with main memory

S Cache may be stored in other caches of the machine

I Invalid

Download VLSI PDF Read All 17 VLSI Questions
Previous QuestionNext Question
Suppose For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?What are the main issues associated with multiprocessor caches and how might you solve them?